## **Transparent OS Support for Variable Translation Sizes**

Stratos Psomadakis, Georgios Goumas National Technical University of Athens





## Summary

# **ARMv8-A Intermediate Translation Sizes**

**Problem:** Address translation overheads exacerbated by 5-level and nested paging.

**2MB pages (THP):** Diminishing returns as:

 $\succ$  the working sets continue to grow.

> Fragmentation limits effective coverage.

**1GB pages:** Not as widely supported, harder to use, harder to allocate when **Contig Bit:** L1 (PTE) and L2 (PMD) paging structures include a contig bit, which when set in 16 consecutive suitably aligned entries, allows the TLB to cache them as a single translation entry.

#### **Supported Intermediate Sizes:**

- 16x L1 (PTE) 4KB entries, coalesced to a single 64KB translation,
- 16x L2 (PMD) 2MB entries, coalesced to a single 32MB translation.

Contiguous Translation Descriptors (Page Table Entries) —						
	Upper Attributes	0		PFN		Lower Attributes
Contig Bit						
	Upper Attributes	1		Aligned PFN	lgn.	Lower Attributes
			•			



memory gets fragmented.

<u>Our proposal</u>

- I Exploit the intermediate translation sizes available on ARMv8-A and RISC-V.
- Enhance the OS memory manager to **transparently support** these variable translation sizes.



- Transparent OS Support (THP)
- Requires pre-allocation (Hugetlbfs)

## Intermediate Translation Sizes: Potential and Challenges



#### **Observations**

**On-par performance** to larger sizes with *less strict alignment and* fragmentation requirements.

✓ 64KB translations eliminate the AT overhead for irregular workloads with smaller footprints (*astar* and *omnetp*).

#### Limitations

Intermediate sizes are *supported* on Linux only via Hugetlbfs, which:

- 1. requires *memory pre-allocation*,
  - a. incurring significant *run-time* overheads, e.g. 50% for hashjoin, with 32MB huge pages,

#### ■ 4KB ■ 64KB ■ 2MB ■ 32MB ■ 1GB

Hugetlbfs performance normalized to 4KB,running on Ampere Altra (ARMv8.2-A)



✓ *32MB translations* improve performance by up to 20% vs THP, match the performance of 1GB, for big memory workloads. For *SVM*, they use *16% less* memory vs 1GB.

*Combining 64KB with larger sizes* could better utilize fragmented memory.

1,8

1,6

1,4

1,2

b. making reserved *memory nonreclaimable* by the OS.

2. must be *manually configured* by the application.

Intermediate-sized on-demand faults could increase tail latency and lead to *memory bloat*.

## **Transparent Variable Translation Sizes (TVTS)**

### **Our Proposal**

- Enhance CA-Paging [1] to create on demand suitably-aligned contiguous groups of pages.
- Transparently map them to the corresponding HW-supported intermediate translation sizes.
- First fault in the VMA. TVTS selects a intermediate-size aligned target PFN.
- 2 CA-Paging [1] directs subsequent base page size faults to their corresponding aligned PFNs.
- 3 All base pages have been allocated. TVTS promotes the group to an intermediate-sized translation, by setting the contig bit in the base pages' descriptors.



